

What is "WCET"?



Static WCET Analysis



Industry April 2002

Worst-Case Execution Time Analysis

Previous Work

Pipeline analysis by pairs of blocks

- Kim et al. 1995
- Ottoson & Sjödin 1997
- Altenbernd & Stappert 1999
- Bate et al. 2000
- Colin & Puaut 2001
- Atanssov et al. 2001
- Lundqvist 2002

Pipeline analysis along complete paths

- ♦ Healy et al. 1999
- Ziegenbein et al. 2001

Previous Work

By short sequences Engblom & Ermedahl, 1999 Stappert et al., 2001 By complete state exploration Lim et al., 1998 Ferdinand et al., 2001 ::All concrete methods to solve concrete analysis problems

The Question

How large pieces of a program have to be analyzed to find a perfect picture of pipeline behavior?

Pipeline Interactions





Program Graph

Deterministic assumption: Each node has precisely one time Execution facts fix all variables Use multiple nodes to model variability Example:



Program Timing Model

★Times (t_A) For single nodes **+Timing effects (\delta_{ABC})** For sequences of nodes Pairwise or long (>2 nodes) Effect of differing previous nodes *****Execution time: $T(A..Z)=\Sigma t + \Sigma \delta$ All times & all subsequences for A..Z

Program Timing Model

Deriving timing effects: For sequence ♦δ_{A..Z}=T(AB..YZ)-T(AB..Y)-T(B..YZ)+T(B..Y) Negative for speedup Positive for slowdown •δ_{AB}=T(AB)-T(A)-T(B): Pairwise effects $\star \delta_{A} \rightarrow 0$ means that A affects Z

Pairwise Timing Effects

Effects between two instr:



* "Always" appears in pipelines* Always negative or zero

Long Timing Effect (LTE)

In a single pipeline (already seen ||)











Industry April 200





С

t_c=6

δ_{ABC}=-

Long Timing Effect (LTE)

*****Property of the pipeline, not of our particular model ***Negative** ($\delta_{\Delta_{7}} < 0$): Can be safely ignored *****Positive (δ_{Δ} ->0): Have to be considered for safety The main problem in pipeline modeling for static WCET analysis

Pipeline Behavior Model

*Question: when do LTEs occur?
*To answer this, we built a constraint model of pipelines
Sufficient for in-order pipelines
Single-issue (or VLIW) required
*Details in the paper



Source of LTEs

We have proven that LTEs over In require that: IF The first instruction (), stalls EX Μ one of its successors OR IF \bullet The first instruction (I_1) EX Μ reaches past 12 ... 1m-1 NB: not sufficient condition

Source of LTEs

One stall can give several LTEs ***A single stall can give Positive, and Negative timing effects **A stall need not give LTEs Depends on exact timing of instrs Many such cases on the V850E

Only Negative LTE

\starProve absence of positive δ Only negative LTEs occur when: Single pipeline All data dependences go between adjacent instructions Multiple pipelines means + Non-adjacent data dep means +

Only Negative LTEs

Consequences: Some lucky processors have no LTEs **Examples:** ♦ NEC V850 ARM7, ARM9 Most five-stage RISC pipelines Allows safe approximate analysis Analyze sequences up to some length I Can be very tight & efficient





Worst-Case Execution Time Analysis

22



23







Not just negative Example of positive effect in thesis Can appear in the simplest of pipelines (unexpected) Consequences: Not obvious that analyzing up to some fixed maximal distance is safe Analysis can get very complex



Industry April 2002

Worst-Case Execution Time Analysis

Conclusions

Pairwise analysis usually unsafe A few lucky pipelines Efficient analysis possible When few & bounded LTEs In-order scalar CPUs without speculation General analysis: check all states Applicable to any pipeline with a model More LTEs means more complex analysis Work in Saarbrücken on Coldfire & PPC

